Formal Verification – An Overview Sini Balakrishnan October 17, 2012 October 13, 2013 8 Comments on Formal Verification – An Overview Formal verification is a technique used in different stages in ASIC project life cycle like front end verification, Logic Synthesis, Post Routing Checks and also for ECOs. But when you… Read more »