All posts tagged "functional verification"

• 

  2.9K

  4

  General

  System Verilog: Random Number System Functions

  System Verilog provides system functions – $urandom(),$urandom_range() and $srandom() for generating random numbers. The $random verilog system function has only one random...

• 

  2.0K

  1

  General

  System Verilog : Rand & Randc

  There are two type-modifier keywords available in system Verilog to declare class variable as random. Variables declared with the rand keyword are...

• 

  1.6K

  1

  Simulation Based

  System Verilog : Disable Fork & Wait Fork

  To model concurrent and serial behavior, disable fork and wait fork will be used along with fork join constructs. These constructs allow...

• General

  System Verilog : Fork Join

  The fork-join construct enables the creation of concurrent processes from each of its parallel blocks. All the blocks get the same start...

• 

  3.3K

  16

  Verification

  Code Coverage Fundamentals

  Coverage is a metric to assess the progress of functional verification activity. This plays a major role to get a clear picture...