All posts tagged "timing"
-
2.7KBack EndCommon Path & Clock Reconvergence Pessimism Removal
Many a time your chip is overdesigned due to undue pessimism in timing calculations. Pessimism in timing analysis makes it difficult for...
-
Back End
Standard Delay Format
SDF file is how you represent your circuit delays. We have earlier seen SPEF format which is the circuit’s RC representation. SDF...
-
Back End
set_clock_uncertainty
There is the SDC command “set_clock_uncertainty” and there is the question of what clock uncertainty means. The SDC manual states that set_clock_uncertainty...
-
4.7K8Physical Designset_timing_derate
set_timing_derate set_timing_derate is a command that lets you constraint the timing a bit more. The idea and application is simple enough, but...
-
4.2K19Physical DesignSPEF Files Explained
Standard Parasitic Exchange Format(SPEF) is an IEEE format for specifying chip parasitics. The specification for SPEF is a part of standard 1481-1999...
-
3.7K20Back EndReading ICC Timing Reports
At any stage of the design you will be reporting timing. You can use your PnR tool to report the timing after...
-
3.9K18Physical Design
Synopsys Design Constraints
Timing closure is the big whale for most P&R designers. You get it done, and then you can wash your hands off...