Equivalency Checking Flow – Basics Sini Balakrishnan June 11, 2014 June 15, 2014 14 Comments on Equivalency Checking Flow – Basics Once RTL is released, the next step is to go for synthesis to get a gate-level representation of the design. This is called synthesized netlist. Assumption is that synthesized netlist… Read more »
